VexRiscv
tags

Riscv soc Cpu spinalhdl Vhdl Verilog Fpga softcore

About

A FPGA friendly 32 bit RISC-V CPU implementation (by SpinalHDL)

No Of Mentions

12

Stars

1,405

Activity

8.3
Similar Repos

Repo Language Mentions Stars Activity
VHDL 2
687
9.7
SystemVerilog 1
655
8.9
0
0
Scala 1
69
0.2
Verilog 1
261
8.0
Verilog 1
0
5.9
Verilog 1
60
0.0
C 1
384
5.9
0
0
C++ 0
405
9.1
VHDL 1
66
0.0
Haskell 2
210
8.2
Assembly 1
2
6.1
Verilog 1
387
0.0
Scala 1
275
0.0
C++ 1
124
3.4
C++ 1
116
6.3
Forth 1
57
0.0
Verilog 1
19
2.5
1
0