About
A FPGA friendly 32 bit RISC-V CPU implementation (by SpinalHDL)
No Of Mentions
12
Stars
1,405
Activity
8.3
Similar Repos
Repo | Language | Mentions | Stars | Activity |
---|---|---|---|---|
neorv32:desktop_computer: An area-optimized, customizable MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. |
VHDL | 2 |
687 |
9.7 |
ibexIbex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
SystemVerilog | 1 |
655 |
8.9 |
Scout APMLess time debugging, more time building. Scout APM allows you to find and fix performance issues with no hassle. Now with error monitoring and external services monitoring, Scout is a developer's best friend when it comes to application development. |
0 |
0 |
|
|
RISCV-FiveStageMarginally better than redstone |
Scala | 1 |
69 |
0.2 |
wb2axipBus bridges and other odds and ends |
Verilog | 1 |
261 |
8.0 |
darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
Verilog | 1 |
0 |
5.9 |
sdspiSD-Card controller, using a SPI interface that is (optionally) shared |
Verilog | 1 |
60 |
0.0 |
C | 1 |
384 |
5.9 |
|
OPSOPS - Build and Run Open Source Unikernels. Quickly and easily build and deploy open source unikernels in tens of seconds. Deploy in any language to any cloud. |
0 |
0 |
|
|
riscv_vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators |
C++ | 0 |
405 |
9.1 |
Rudi-RV32IA rudimental RISCV CPU supporting RV32I instructions, in VHDL |
VHDL | 1 |
66 |
0.0 |
lionWhere Lions Roam: RISC-V on the VELDT (by standardsemiconductor) |
Haskell | 2 |
210 |
8.2 |
Assembly | 1 |
2 |
6.1 |
|
riscv-formalRISC-V Formal Verification Framework |
Verilog | 1 |
387 |
0.0 |
riscv-miniSimple RISC-V 3-stage Pipeline in Chisel |
Scala | 1 |
275 |
0.0 |
autofpgaA utility for Composing FPGA designs from Peripherals |
C++ | 1 |
124 |
3.4 |
dromajoRISC-V RV64GC emulator designed for RTL co-simulation |
C++ | 1 |
116 |
6.3 |
nybbleForthStack machine with 4-bit instructions |
Forth | 1 |
57 |
0.0 |
dbgbusA collection of debugging busses developed and presented at zipcpu.com |
Verilog | 1 |
19 |
2.5 |
1 |
0 |
|